Silicon Design Verification Engineer, Quantum AI

Google • Mountain View, CA • Posted May 28, 2026

About the Role

Silicon Design Verification Engineer, Quantum AI

_corporate_fare_ Google _place_ Mountain View, CA, USA; Goleta, CA, USA

**Mid**

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.

_info_outline_

XNote: By applying to this position you will have an opportunity to share your preferred working location from the following: **Mountain View, CA, USA; Goleta, CA, USA** .

**Minimum qualifications:**

+ Bachelor's degree in Electrical Engineering or a related technical field, or equivalent practical experience.
+ 4 years of experience in silicon design verification using SystemVerilog/UVM.
+ Experience with SOC verification including CPUs, bus interfaces, or peripherals.
+ Experience in scripting languages such as Python or Perl, for automation and analysis.

**Preferred qualifications:**

+ Master's degree or PhD...