Lead SerDes Digital Architect for 112G Ethernet & SoC Collaboration

A leading technology firm in Penang is seeking a veteran digital architect with extensive experience in high-speed SerDes design. The candidate will define digital micro-architecture, write high-quality RTL, and work closely with analog designers. This role requires a Master's degree in Electrical Engineering and over 10 years of hands-on experience along with deep skills in Verilog/SystemVerilog and DSP concepts. This is a unique opportunity to influence the architecture of cutting-edge technology.
#J-18808-Ljbffr