Design Verification Engineer

ACL Digital • Hyderabad, Telangana • Posted June 03, 2026

About the Role

Experience: 2-3 Years
Location: Hyderabad
Education: B.E./B.Tech. in ECE/EEE

Roles and Responsibilities

Strong expertise in UVM-based verification.
Hands-on IP-level verification exposure and a solid understanding of serial protocols are a must.

Share resumes at [email protected]